Latest Quiz CS302
Page 1 of 1 • Share
Latest Quiz CS302
Quiz sc302 by hafiz azam
1.
Which of the following is the drawback of DRAM?
·
Discharging of the capacitor over a period of time.
·
All the information stored in terms of binary bits would be lost
·
if capicitor is not recharged
·
2.
With a 100 KHz clock frequency, eight bits can be serially entered into a shift register in
·
80 micro seconds ·
8 micro seconds ·
80 mili seconds ·
10 micro seconds ·
3.
A multiplexer with a register circuit converts
·
Serial data to parallel ·
Parallel data to serial ·
Serial data to serial ·
Parallel data to parallel
4.
32-bit data word consists of:
·
2 bytes ·
2 bytes ·
2 nibbles ·
4 nibbles
5.
A stage in the shift register consists of
·
a latch
6.
A divide-by-10 Johnson counter requires
·
ten flip-flops ·
our flip-flop ·
five flip-flops ·
five flip-flops ·
7.
write data to the memory, the write cycle is initiated by
·
assigning the values to variables. ·
reserving the space for variables. ·
applying the data signals.
8.
The bit capacity of a memory that has 1024 addresses and can store 8 bits at each address is:
·
8 ·
1024 ·
4096 ·
8192
9.
To parallel load a byte of data into a shift register, there must be
·
0ne clock pulse ·
one clock pulse for each 1 in the data ·
eight clock pulse ·
one clock pulse for each 0 in the data
10.
The 64-cell array organized as 8 x 8 cell array is considered
·
as an 64 byte memory ·
as a 16 byte memory ·
as an 8 byte memory ·
as an 4 byte memory
1.
Which of the following is the drawback of DRAM?
·
Discharging of the capacitor over a period of time.
·
All the information stored in terms of binary bits would be lost
·
if capicitor is not recharged
·
2.
With a 100 KHz clock frequency, eight bits can be serially entered into a shift register in
·
80 micro seconds ·
8 micro seconds ·
80 mili seconds ·
10 micro seconds ·
3.
A multiplexer with a register circuit converts
·
Serial data to parallel ·
Parallel data to serial ·
Serial data to serial ·
Parallel data to parallel
4.
32-bit data word consists of:
·
2 bytes ·
2 bytes ·
2 nibbles ·
4 nibbles
5.
A stage in the shift register consists of
·
a latch
6.
A divide-by-10 Johnson counter requires
·
ten flip-flops ·
our flip-flop ·
five flip-flops ·
five flip-flops ·
7.
write data to the memory, the write cycle is initiated by
·
assigning the values to variables. ·
reserving the space for variables. ·
applying the data signals.
8.
The bit capacity of a memory that has 1024 addresses and can store 8 bits at each address is:
·
8 ·
1024 ·
4096 ·
8192
9.
To parallel load a byte of data into a shift register, there must be
·
0ne clock pulse ·
one clock pulse for each 1 in the data ·
eight clock pulse ·
one clock pulse for each 0 in the data
10.
The 64-cell array organized as 8 x 8 cell array is considered
·
as an 64 byte memory ·
as a 16 byte memory ·
as an 8 byte memory ·
as an 4 byte memory
Similar topics
» Latest ISL201 QUIZ#5
» Latest ISL201 QUIZ # 6
» Latest CS501 Quiz solved
» MGT502 online latest quiz
» MTH302 Latest Quiz Solved
» Latest ISL201 QUIZ # 6
» Latest CS501 Quiz solved
» MGT502 online latest quiz
» MTH302 Latest Quiz Solved
Page 1 of 1
Permissions in this forum:
You cannot reply to topics in this forum
Today at 12:21 pm by ali001
» Hemangiom'App
Tue Nov 05, 2024 11:25 am by ali001
» MindfulMe - Mental Health App
Mon Nov 04, 2024 10:50 am by ali001
» Learn Candlestick Patterns
Tue Oct 15, 2024 5:51 am by ali001
» Woh Pagal Si Episode 52 to 62 - Top Pakistani Drama
Sat Sep 21, 2024 6:26 pm by Mir Emmad Ali Khan Domki
» Nearu - share your socials
Sat Sep 21, 2024 1:12 pm by ali001
» Nightclub Tycoon: Idle Empire
Thu Sep 19, 2024 9:16 pm by ali001
» Carnivore - Meat Diet Recipes
Wed Sep 18, 2024 2:37 pm by ali001
» Eid Milad un Nabi Mubarak 2024 (Rabiʻ I 14, 1446 AH)
Tue Sep 17, 2024 3:44 pm by Mir Emmad Ali Khan Domki